Share this Job

DV- Verification Lead

Date:  29-Jul-2022
Location:  Pennsylvania
State:  Alle
Country:  US
Company:  LTTS

•         The candidate will be part of silicon design team chartered with delivering IP and Subsystem designs to multiple server SOCs
*  Candidate responsibilities include the following:-Define and enhance methodologies for pre-silicon validation of high complexity IP/SoC designs improving the overall efficiency and velocity of the pre-silicon validation team.
* Interact closely with the architecture and design teams, influencing product definition, implementation and validation. Create, define and develop system validation environment and test suites.- Responsible for the development of methodologies, execution of validation test plans, test sequences and directed tests.
* The role requires the following attributes in the candidate:Hands-on verification experience and proficiency using SystemVerilog and OVM/UVM2
* Proven track record in ASIC verification from environment development to tests developmentExperience in development and deployment of verification strategies and methodologies across teams and organizationsExperience with implementation of modern verification environments that include use of constrained-random stimulus and use of functional coverage.
* Experience with PCIe, SPI, C2C, JESD204C, Clk-power architectures, AON, Multi clock domains ets is a PLus.
* He should be able to Manage and Co-ordinate with the Off-shore team members.